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Abstract— Harmonic Distortion (HD) of Partially and Fully
Depleted Silicon-on-Insulator nMOSFETs is investigated through
DC and Radio-Frequency (RF) characterization methods. Those
techniques are compared and it demonstrates that in saturation,
HD is dominated by the DC current-voltage characteristics and
that the output conductance has to be taken into account.
Accurate evaluation of HD at RF requires further measurements.
I. INTRODUCTION
The performances of microwave transceivers depend on
the knowledge of their non-linear behavior. As Silicon-on-
Insulator (SOI) is one of the most promising low cost technol-
ogy for integrated low-voltage, low-power circuits operating at
microwaves [1], we focus on the distortion characterization of
SOI nMOSFETs.
Several techniques to measure and characterize the distor-
tion of a MOSFET are already available. Some are based on
the measured output DC curves, by applying Fourier series
analysis via the calculation of high-order derivatives of the
ID(VD) and ID(VG) characteristics [2]. More recently, an
integral function method (IFM) [3], [4] was proposed with
the advantage to be less sensitive to the measurement noise
than Fourier series analysis. While those are cheap and rapid
techniques, they neglect the non-linearities associated with
memory and high-frequency effects. Other techniques based
on RF measurements require more specific equipment as a
sampling oscilloscope or a Large-Signal Network Analyser
(LSNA) [5]. This last technique offers full characterization
as we get both phase and amplitude of the signal, at the price
of an expensive and non-widespread experimental set-up.
The origin of nonlinearities are explained by the semicon-
ductor physics. The DC drain current exhibits a highly nonlin-
ear characteristic as a function of the applied voltages [6]. At
high frequency operation, the effect of capacitances is no more
negligible and also introduces nonlinearities. Furthermore in
new technologies dedicated to high-frequency, the dimensions
are shrunk and other linearity degradations linked to short
channel effects and parasitics appear. So carrier velocity
saturation, channel length modulation, series resistances and
mobility degradation have to be taken into account for an
accurate large signal RF modeling of the MOSFET [7].
We compared the harmonic distortion (HD) behavior of
SOI nMOSFETs using both IFM and LSNA measurement
techniques. The used de-embedding procedure for high fre-
quency measurements is described in [8]. We checked that
it gives good agreement with classical Through-Line-Reflect
method and that the level of applied power has no influence
on the passive devices on silicon substrate. A set of scattering
parameters of the calibration kit elements may so be used for
the de-embedding purpose.
The devices under test (DuT) that are considered through
the present analysis, are Partially-Depleted (PD) and Fully-
Depleted (FD) SOI nMOS composed of 12 fingers con-
nected in parallel, 6.6 µm width and 0.25 µm length each,
built at CEA-LETI, France, following a 0.25 µm process.
The extracted threshold voltage Vth are 0.56 V and 0.41
V, for PD and FD devices, respectively. All measurements
were performed on-wafer with the source of the MOSFET
grounded. Even if we are aware that intermodulation distortion
(IMD) is also an important parameter for most microwave
applications, only one-tone analysis will be considered in this
work. However, IMD is directly related to HD by simple
relations in the case of weak nonlinearities of memoryless
circuits [2].
II. NONLINEAR ANALYSIS
In this section, we provide the extraction of the non-linear
characteristics of PD and FD SOI MOSFETs in saturation
mode from weak to strong inversion.
Consider a 900 MHz (fo) signal of magnitude Vo = 0.2 V
applied to the gate of the transistor:
Vg(t) = VG + Vo sin(2πfot) (1)
Total Harmonic Distortion (THD) of our FD device extracted
with both LSNA and IFM methods is shown in Fig. 1. Note
that RF measurements were performed on a 50 Ω system while
the load impedance of the transistor is considered to be infinite
for the DC measurements used by IFM. The THD extracted
from the IFM is directly related to the output current while at
RF, we used the following definition of THD:
THD =
√∑∞
n=2 (Vout,n · I∗out,n)
(Vout,1 · I∗out,1)
(2)
where Vout,n and Iout,n are the voltage and current of the
nth harmonic, respectively.
From 0.2 V up to 0.8 V both methods give THD results in
agreement. LSNA and IFM methods present a THD minima
which depends on the drain bias condition, however IFM
shows minima at higher VG corresponding actually to the
inflection point of the ID(VG) curve, i.e. the maximum of the
gate transconductance, whereas at RF the minimum of THD is
no more only linked to the DC characteristic, as capacitances
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Fig. 1. THD of the FD device measured with LSNA and calculated by IFM
for various drain voltage; the AC input signal Vo is 0.2 V.
get importance. Therefore, the gate voltage at which the
THD reaches its minimum extracted from RF measurements
corresponds to the maximum gain GP of the transistor, defined
as GP =
∣∣∣ (V ·I∗)output(V ·I∗)input
∣∣∣
f=fo
.
With the IFM the distortion extracted from the ID(VG)
curve is only related to the THD of the transconductance gm
(Fig. 1). However, the LSNA analysis takes all the elements
of an equivalent circuit into account (transconductance, output
conductance and capacitances). So, to characterize the HD
with better accuracy, we need to take the distortion of the
output conductance gd into account [9]. In order to get a
analytic formulation of HD at low frequencies, it is assumed
that the drain current of the MOSFET is expressed:
ID(t) = ID0 + gm1Vg(t) + gm2V 2g (t) + gm3V
3
g (t)
+gd1Vd(t) + gd2V 2d (t) + gd3V
3
d (t) (3)
This assumption holds when the device is saturated, however
in the triode mode, cross-derivative terms should be added [9].
In the case of weak nonlinearities, considering that Vd(t) =
(gm1/Y
′
L)Vg(t), the harmonic distortion of order two HD2
and three HD3 may then be approximated by:
HD2 =
Vo
2
∣∣∣∣gm2gm1 + AvDC
gd2
Y
′
L
∣∣∣∣ (4)
HD3 =
V 2o
4
∣∣∣∣gm3gm1 A2vDC
gd3
Y
′
L
∣∣∣∣ (5)
where AvDC = gm1/Y
′
L and Y
′
L = YL + gd1, YL being the
load admittance of the MOSFET. The parameters gmi and gdi
can be obtained by differentiation of the ID(VG) and ID(VD)
curves. Equations (4) and (5) allow us to analyze the influence
of the load on HD. For a low load impedance, distortion
of the transconductance dominates while for higher level of
impedance, the output conductance also affects the HD. On the
other hand, as we may extract HD2 of gm and gd separately
by IFM, it follows from (4) that:
HD2 ≤ HDIFM2,gm +
(
1
1 + α
)
|AvDC | · HDIFM2,gd . (6)
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Fig. 2. HD2 of the FD device measured with LSNA and calculated with
the help of relations (4) and (6); the AC input signal Vo is 0.2 V and the
drain bias is 1.2 V.
where α = YL/gd1 and HDIFM2,g is assumed to be equal
to Vo2
∣∣∣ g2g1
∣∣∣ as suggested in [3]. This last expression present
the advantage compared to (4) that only the first derivatives
of the I V characteristics have to be calculated. Fig. 2
compares HD2 evaluated with the help of relations (4) and (6)
with the sole contribution of gm to HD2 and LSNA. In
the calculations, the load impedance is set to 50 Ω and the
considered signal amplitude Vo is 0.2 V in order to assure the
validity of expressions (4) and (5). As the two terms in the
norm of equation (4) are both positive, we get equality in (6).
Furthermore, if the output conductance is taken into account,
the gate bias at which the minimum occurs is evaluated with
better accuracy.
In Fig. 3 and Fig. 4, we plotted the contribution to THD
of the transconductance and the output conductance extracted
from IFM for FD and PD devices, respectively. Taking both
contributions into account, the obtained curve is closer to
the LSNA measurements. It indicates again that the effect of
output conductance is not negligible, specially at high VG, i.e.
close to the triode mode.
If the transistor is excited at still higher frequencies, the
LSNA measurements show that the distortion does not vary
much (Fig. 5). Due to the low pass characteristic of MOSFET,
harmonics at high frequencies are filtered, leading to a global
lower level of distortion. Indeed, the capacitances seen at high
frequencies do not generate any significant nonlinearities [9],
but they affect the output impedance and swing. Note that self
biasing was not considered through this analysis.
Both LSNA and IFM allow to extract the harmonic voltage
intercept points of order three (V IP3). The extraction with
IFM is based on the assumption that the signal amplitude A
is very low so that the relation (7) holds.
V IP3 = 2
√∣∣∣∣gm1gm3
∣∣∣∣ (7)
If measurement data are used, IFM is far more robust that the
direct evaluation of (7) as no derivatives are needed. On the
other hand, the evaluation of the VIP from the plot of output
power vs input power measured at RF is very sensitive to
the interpolation of the linear part of the curves. As shown in
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Fig. 3. THD from IFM applied on ID(VG) (), ID(VD) (o) and the sum
of those contributions (-) compared to LSNA measurements (x), VD = 1.2
V, Vo = 0.2 V, FD SOI MOSFET.
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Fig. 4. THD from IFM applied on ID(VG) (), ID(VD) (o) and the sum
of those contributions (-) compared to LSNA measurements (x), VD = 1.2
V, Vo = 0.2 V, PD SOI MOSFET.
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Fig. 5. Influence of frequency on the distortion, VD = 1.2 V, VG = 1.2 V,
Vo = 0.2 V, PD device.
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Fig. 6. V IP3 of the FD device as extracted from IFM, LSNA and
equation (7); the drain bias is set to 1.2 V.
Fig. 6, there is a good agreement between the methods for bias
voltages where the effect of gD is negligible. So IFM provides
a quick, simple and valuable evaluation of the intercept points.
Furthermore, the peak around the threshold voltage is still
present at RF. As in practical cases, balanced circuits are use
to cancel even order distortions, this means that biasing the
transistors in the moderate inversion improves the linearity of
the devices.
III. COMPARISON BETWEEN FD AND PD SOI NMOS
The large signal analysis was performed on both PD and
FD devices. In Fig. 8, a comparable level of HD3 is again
observed for both DuT. As the gate bias exceeds 0.8 V, the
effect of the output conductance has to be taken into account
for better description of the HD from the DC measurements.
The minimum peak occurs at the threshold voltage of each
device, as it is the inflection point of the transconductance
plot.
In order to get the same degree of inversion in the channel,
we plotted in Fig. 7 the THD of the devices in function
of the transconductance over drain current ratio. No major
differences are noted except close to the minimum in Fig. 1. A
lower level of THD is then expected from the DC characteristic
for both PD and FD devices, as explained before.
It is worth noting that the output conductance of PD SOI
MOSFET depends on both bias and frequency. As the kink
effect vanishes at high frequencies, same level of nonlinear
performances are expected at RF for both kind of devices.
The impact of the frequency dependence on the IMD of the
transistor had been discussed in [10].
IV. CONCLUSION
The characterization of the harmonic distortion of SOI
nMOSFETs was performed using the DC characteristic by
the integral function method (IFM), and RF large signal
measurement technique. We showed that at 900 MHz, when
the gate bias is varied, HD is dominated by the DC ID VG
characteristic up to 0.8 V for our sample. The observed
THD minimum is shifted to lower gate bias voltages as the
frequency is increased. At low frequencies, the minimum of
THD-VG is determined by the maximum of the appropriated
transfer function, which is the power gain at RF. Furthermore,
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Fig. 7. Comparison of the THD of PD and FD SOI MOSFETs, the IFM
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Fig. 8. FD and PD devices exhibit same level of HD3 for VG < 0.8 V.
VD = 1.2 V, Vo = 0.2 V.
better accuracy is obtained if the distortion of the output
conductance is taken into account.
In saturation, FD and PD SOI MOSFETs exhibit the same
level of distortion.
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